

Freeform Search

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Term:

111 and 17

Display:

20

Documents in Display Format: TI Starting with

Number 1

Generate: ☐ Hit List ☒ Hit Count ☐ Side by Side ☐ Image

Search Clear Interrupt

Search History

DATE: Friday, May 07, 2004 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u>	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
side by side			
	DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
L14	111 and 17	27	L14
L13	111 and 19	574	L13
	(very near1 large or vliw) and encod\$3 near8 (extend\$3 or extension or field or bit\$3 near3		
L12	(instruction\$1 or opcode\$1 or operand\$1)) near10 (activat\$3 or enabl\$3 or trig\$5) near7 (memor\$3 or storage or read\$3 or writ\$4)	3	L12

(very near1 large or vliw) and encod\$3 near8
 (extend\$3 or extension or field or bit\$3 near3
L11 (instruction\$1 or opcode\$1 or operand\$1)) and 583 L11
 (activat\$3 or enabl\$3 or trig\$5) near7 (memor\$3 or
 storage or read\$3 or writ\$4)
DB=PGPB,USPT; PLUR=YES; OP=OR

L10 L9 and l7 54 L10
 (very near1 large or vliw) and encod\$3 and (activat\$3
L9 or enabl\$3 or trig\$5) near7 (memor\$3 or storage or 4134 L9
 read\$3 or writ\$4)
L8 L7 and l5 1 L8
L7 (712/23-24)[CCLS] 830 L7
L6 (712/23-24)![CCLS] 3 L6
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES;
OP=OR

(very near1 large or vliw) and encod\$3 near6
L5 (activat\$3 or enabl\$3 or trig\$5) near7 (memor\$3 or 101 L5
 storage or read\$3 or writ\$4)
L4 (very near1 large or vliw) near15 encod\$3 near6 2 L4
 (activat\$3 or enabl\$3 or trig\$5)
L3 (very near1 large or vliw) and encod\$3 near6 1666 L3
 (activat\$3 or enabl\$3 or trig\$5)
L2 (very near1 large or vliw) near8 encod\$3 near6 2 L2
 (activat\$3 or enabl\$3 or trig\$5)
DB=USPT; PLUR=YES; OP=OR

L1 5938756.pn. or 5487159.pn. or 5426783.pn. or 6 L1
 5268995.pn. or 5909552.pn. or 5493687.pn.

END OF SEARCH HISTORY

Hit List

Search Results - Record(s) 21 through 22 of 22 returned.

☐ 21. Document ID: US 5560028 A

Using default format because multiple data bases are involved.

L16: Entry 21 of 22

File: USPT

Sep 24, 1996

US-PAT-NO: 5560028

DOCUMENT-IDENTIFIER: US 5560028 A

**** See image for Certificate of Correction ****

TITLE: Software scheduled superscalar computer architecture

DATE-ISSUED: September 24, 1996

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Sachs; Howard G.	Belvedere	CA		
Arya; Siamak	Palo Alto	CA		

US-CL-CURRENT: 712/23; 712/24

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☒ 22. Document ID: US 5459798 A

L16: Entry 22 of 22

File: USPT

Oct 17, 1995

US-PAT-NO: 5459798

DOCUMENT-IDENTIFIER: US 5459798 A

**** See image for Certificate of Correction ****

TITLE: System and method of pattern recognition employing a multiprocessing pipelined apparatus with private pattern memory

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

Term	Documents
(15 AND 7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22
(L15 AND L7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22

Display Format:

[Previous Page](#)

[Next Page](#)

[Go to Doc#](#)

Refine Search

Search Results -

Term	Documents
(15 AND 7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22
(L15 AND L7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L16

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Friday, May 07, 2004 [Printable Copy](#) [Create Case](#)

Set
Name Query
side by
side

Hit
Count Set
 Name
 result
 set

*DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES;
OP=OR*

<u>L16</u>	L15 and l7	22	<u>L16</u>
<u>L15</u>	(very near1 large or vliw) near9 encod\$3	504	<u>L15</u>
<u>L14</u>	l11 and l7	27	<u>L14</u>

<u>L13</u>	111 and 19	574	<u>L13</u>
	(very near1 large or vliw) and encod\$3 near8 (extend\$3 or extension or field or bit\$3 near3		
<u>L12</u>	(instruction\$1 or opcode\$1 or operand\$1)) near10 (activat\$3 or enabl\$3 or trig\$5) near7 (memor\$3 or storage or read\$3 or writ\$4) (very near1 large or vliw) and encod\$3 near8 (extend\$3 or extension or field or bit\$3 near3	3	<u>L12</u>
<u>L11</u>	(instruction\$1 or opcode\$1 or operand\$1)) and (activat\$3 or enabl\$3 or trig\$5) near7 (memor\$3 or storage or read\$3 or writ\$4)	583	<u>L11</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L10</u>	L9 and 17	54	<u>L10</u>
	(very near1 large or vliw) and encod\$3 and (activat\$3		
<u>L9</u>	or enabl\$3 or trig\$5) near7 (memor\$3 or storage or read\$3 or writ\$4)	4134	<u>L9</u>
<u>L8</u>	L7 and 15	1	<u>L8</u>
<u>L7</u>	(712/23-24)[CCLS]	830	<u>L7</u>
<u>L6</u>	(712/23-24)![CCLS]	3	<u>L6</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
	(very near1 large or vliw) and encod\$3 near6		
<u>L5</u>	(activat\$3 or enabl\$3 or trig\$5) near7 (memor\$3 or storage or read\$3 or writ\$4)	101	<u>L5</u>
<u>L4</u>	(very near1 large or vliw) near15 encod\$3 near6 (activat\$3 or enabl\$3 or trig\$5)	2	<u>L4</u>
<u>L3</u>	(very near1 large or vliw) and encod\$3 near6 (activat\$3 or enabl\$3 or trig\$5)	1666	<u>L3</u>
<u>L2</u>	(very near1 large or vliw) near8 encod\$3 near6 (activat\$3 or enabl\$3 or trig\$5)	2	<u>L2</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>			
<u>L1</u>	5938756.pn. or 5487159.pn. or 5426783.pn. or 5268995.pn. or 5909552.pn. or 5493687.pn.	6	<u>L1</u>

END OF SEARCH HISTORY

Hit List

[Clear](#) [Generate Collection](#) [Print](#) [Fwd Refs](#) [Bkwd Refs](#)
[Generate OACS](#)

Search Results - Record(s) 1 through 20 of 22 returned.

☐ 1. Document ID: US 20030079109 A1

Using default format because multiple data bases are involved.

L16: Entry 1 of 22

File: PGPB

Apr 24, 2003

PGPUB-DOCUMENT-NUMBER: 20030079109
PGPUB-FILING-TYPE: new
DOCUMENT-IDENTIFIER: US 20030079109 A1

TITLE: Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor

PUBLICATION-DATE: April 24, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Pechanek, Gerald G.	Cary	NC	US	
Revilla, Juan Guillermo	Austin	TX	US	
Barry, Edwin F.	Vilas	NC	US	

US-CL-CURRENT: 712/24

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	K00C	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 2. Document ID: US 20030023830 A1

L16: Entry 2 of 22

File: PGPB

Jan 30, 2003

PGPUB-DOCUMENT-NUMBER: 20030023830
PGPUB-FILING-TYPE: new
DOCUMENT-IDENTIFIER: US 20030023830 A1

TITLE: Method and system for encoding instructions for a VLIW that reduces instruction memory requirements

PUBLICATION-DATE: January 30, 2003

h e b b g e e f e b c ef b e

Refine Search

Search Results -

Term	Documents
VERY	2776845
VERIES	189
VERYS	30
LARGE	3290982
LARGES	598
VLIW	2334
VLIWS	106
FORMAT	339397
FORMATS	106770
STAGE\$1	0
STAGE	1224901
(STAGE\$1 NEAR8 EXECUT\$3 AND (VERY NEAR1 LARGE OR VLIW) NEAR15 FORMAT NEAR15 ENCOD\$3).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	15

There are more results than shown above. [Click here to view the entire set.](#)

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L2

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Monday, May 10, 2004 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u>	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
side by side			
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L2</u>	stage\$1 near8 execut\$3 and (very near1 large or vliw) near15 format near15 encod\$3	15	<u>L2</u>
<u>L1</u>	stage\$1 near8 execut\$3 and (very near1 large or vliw) and format	861	<u>L1</u>

END OF SEARCH HISTORY

Hit List

[Clear](#) [Generate Collection](#) [Print](#) [Fwd Refs](#) [Bkwd Refs](#)
[Generate OACS](#)

Search Results - Record(s) 1 through 20 of 22 returned.

☐ 1. Document ID: US 20030079109 A1

Using default format because multiple data bases are involved.

L9: Entry 1 of 22

File: PGPB

Apr 24, 2003

PGPUB-DOCUMENT-NUMBER: 20030079109
PGPUB-FILING-TYPE: new
DOCUMENT-IDENTIFIER: US 20030079109 A1

TITLE: Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor

PUBLICATION-DATE: April 24, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Pechanek, Gerald G.	Cary	NC	US	
Revilla, Juan Guillermo	Austin	TX	US	
Barry, Edwin F.	Vilas	NC	US	

US-CL-CURRENT: 712/24

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 2. Document ID: US 6647485 B2

L9: Entry 2 of 22

File: USPT

Nov 11, 2003

US-PAT-NO: 6647485
DOCUMENT-IDENTIFIER: US 6647485 B2

**** See image for Certificate of Correction ****

TITLE: High-performance, superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 3. Document ID: US 6282630 B1

L9: Entry 3 of 22

File: USPT

Aug 28, 2001

US-PAT-NO: 6282630

DOCUMENT-IDENTIFIER: US 6282630 B1

TITLE: High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 4. Document ID: US 6272619 B1

L9: Entry 4 of 22

File: USPT

Aug 7, 2001

US-PAT-NO: 6272619

DOCUMENT-IDENTIFIER: US 6272619 B1

TITLE: High-performance, superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 5. Document ID: US 6256720 B1

L9: Entry 5 of 22

File: USPT

Jul 3, 2001

US-PAT-NO: 6256720

DOCUMENT-IDENTIFIER: US 6256720 B1

TITLE: High performance, superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 6. Document ID: US 6173389 B1

L9: Entry 6 of 22

File: USPT

Jan 9, 2001

US-PAT-NO: 6173389

DOCUMENT-IDENTIFIER: US 6173389 B1

TITLE: Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 7. Document ID: US 6128723 A

L9: Entry 7 of 22

File: USPT

Oct 3, 2000

US-PAT-NO: 6128723

DOCUMENT-IDENTIFIER: US 6128723 A

TITLE: High-performance, superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 8. Document ID: US 6101594 A

L9: Entry 8 of 22

File: USPT

Aug 8, 2000

US-PAT-NO: 6101594

DOCUMENT-IDENTIFIER: US 6101594 A

TITLE: High-performance, superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 9. Document ID: US 6038654 A

L9: Entry 9 of 22

File: USPT

Mar 14, 2000

US-PAT-NO: 6038654

DOCUMENT-IDENTIFIER: US 6038654 A

**** See image for Certificate of Correction ****

TITLE: High performance, superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 10. Document ID: US 6038653 A

L9: Entry 10 of 22

File: USPT

Mar 14, 2000

US-PAT-NO: 6038653

DOCUMENT-IDENTIFIER: US 6038653 A

**** See image for Certificate of Correction ****

TITLE: High-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distribution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------------	--------	------	--------

☐ 11. Document ID: US 5983335 A

L9: Entry 11 of 22

File: USPT

Nov 9, 1999

US-PAT-NO: 5983335

DOCUMENT-IDENTIFIER: US 5983335 A

** See image for Certificate of Correction **

TITLE: Computer system having organization for multiple condition code setting and for testing instruction out-of-order

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------------	--------	------	--------

☐ 12. Document ID: US 5968160 A

L9: Entry 12 of 22

File: USPT

Oct 19, 1999

US-PAT-NO: 5968160

DOCUMENT-IDENTIFIER: US 5968160 A

TITLE: Method and apparatus for processing data in multiple modes in accordance with parallelism of program by using cache memory

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------------	--------	------	--------

☐ 13. Document ID: US 5961629 A

L9: Entry 13 of 22

File: USPT

Oct 5, 1999

US-PAT-NO: 5961629

DOCUMENT-IDENTIFIER: US 5961629 A

TITLE: High performance, superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------------	--------	------	--------

☐ 14. Document ID: US 5926644 A

L9: Entry 14 of 22

File: USPT

Jul 20, 1999

US-PAT-NO: 5926644

DOCUMENT-IDENTIFIER: US 5926644 A

TITLE: Instruction formats/instruction encoding

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------------	--------	------	--------

☐ 15. Document ID: US 5881308 A

L9: Entry 15 of 22

File: USPT

Mar 9, 1999

US-PAT-NO: 5881308

DOCUMENT-IDENTIFIER: US 5881308 A

TITLE: Computer organization for multiple and out-of-order execution of condition code testing and setting instructions out-of-order

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------------	--------	------	--------

☐ 16. Document ID: US 5832292 A

L9: Entry 16 of 22

File: USPT

Nov 3, 1998

US-PAT-NO: 5832292

DOCUMENT-IDENTIFIER: US 5832292 A

**** See image for Certificate of Correction ****

TITLE: High-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distribution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------------	--------	------	--------

☐ 17. Document ID: US 5692169 A

L9: Entry 17 of 22

File: USPT

Nov 25, 1997

US-PAT-NO: 5692169

DOCUMENT-IDENTIFIER: US 5692169 A

TITLE: Method and system for deferring exceptions generated during speculative execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	----------	-------------	--------	------	--------

☐ 18. Document ID: US 5689720 A

L9: Entry 18 of 22

File: USPT

Nov 18, 1997

US-PAT-NO: 5689720

DOCUMENT-IDENTIFIER: US 5689720 A

TITLE: High-performance superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 19. Document ID: US 5630157 A

L9: Entry 19 of 22

File: USPT

May 13, 1997

US-PAT-NO: 5630157

DOCUMENT-IDENTIFIER: US 5630157 A

TITLE: Computer organization for multiple and out-of-order execution of condition code testing and setting instructions

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 20. Document ID: US 5560032 A

L9: Entry 20 of 22

File: USPT

Sep 24, 1996

US-PAT-NO: 5560032

DOCUMENT-IDENTIFIER: US 5560032 A

TITLE: High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

[Clear](#)[Generate Collection](#)[Print](#)[Fwd Refs](#)[Bkwd Refs](#)[Generate OACS](#)

Term	Documents
(4 AND 8).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22
(L8 AND L4).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22

Display Format: [Change Format](#)[Previous Page](#)[Next Page](#)[Go to Doc#](#)

Hit List

[Clear](#) [Generate Collection](#) [Print](#) [Fwd Refs](#) [Bkwd Refs](#)
[Generate OACS](#)

Search Results - Record(s) 21 through 22 of 22 returned.

☐ 21. Document ID: US 5560028 A

Using default format because multiple data bases are involved.

L9: Entry 21 of 22

File: USPT

Sep 24, 1996

US-PAT-NO: 5560028

DOCUMENT-IDENTIFIER: US 5560028 A

**** See image for Certificate of Correction ****

TITLE: Software scheduled superscalar computer architecture

DATE-ISSUED: September 24, 1996

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Sachs; Howard G.	Belvedere	CA		
Arya; Siamak	Palo Alto	CA		

US-CL-CURRENT: 712/23; 712/24

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 22. Document ID: US 5539911 A

L9: Entry 22 of 22

File: USPT

Jul 23, 1996

US-PAT-NO: 5539911

DOCUMENT-IDENTIFIER: US 5539911 A

**** See image for Certificate of Correction ****

TITLE: High-performance, superscalar-based computer system with out-of-order instruction execution

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

[Clear](#) [Generate Collection](#) [Print](#) [Fwd Refs](#) [Bkwd Refs](#)
[Generate OACS](#)

Term	Documents
(4 AND 8).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22
(L8 AND L4).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22

Display Format:

[Previous Page](#)

[Next Page](#)

[Go to Doc#](#)

TITLE: Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 14. Document ID: US 6026478 A

L16: Entry 14 of 22

File: USPT

Feb 15, 2000

US-PAT-NO: 6026478

DOCUMENT-IDENTIFIER: US 6026478 A

TITLE: Split embedded DRAM processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 15. Document ID: US 5930508 A

L16: Entry 15 of 22

File: USPT

Jul 27, 1999

US-PAT-NO: 5930508

DOCUMENT-IDENTIFIER: US 5930508 A

TITLE: Method for storing and decoding instructions for a microprocessor having a plurality of function units

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 16. Document ID: US 5922065 A

L16: Entry 16 of 22

File: USPT

Jul 13, 1999

US-PAT-NO: 5922065

DOCUMENT-IDENTIFIER: US 5922065 A

TITLE: Processor utilizing a template field for encoding instruction sequences in a wide-word format

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 17. Document ID: US 5890009 A

L16: Entry 17 of 22

File: USPT

Mar 30, 1999

US-PAT-NO: 5890009

DOCUMENT-IDENTIFIER: US 5890009 A

**** See image for Certificate of Correction ****

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Hogenauer, Eugene B.	San Carlos	CA	US	

US-CL-CURRENT: 712/24

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 3. Document ID: US 20020078320 A1

L16: Entry 3 of 22

File: PGPB

Jun 20, 2002

PGPUB-DOCUMENT-NUMBER: 20020078320

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20020078320 A1

TITLE: Methods and apparatus for instruction addressing in indirect VLIW processors

PUBLICATION-DATE: June 20, 2002

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Barry, Edwin F.	Sugar Grove	NC	US	
Pechanek, Gerald G.	Cary	NC	US	

US-CL-CURRENT: 712/24

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 4. Document ID: US 6654870 B1

L16: Entry 4 of 22

File: USPT

Nov 25, 2003

US-PAT-NO: 6654870

DOCUMENT-IDENTIFIER: US 6654870 B1

TITLE: Methods and apparatus for establishing port priority functions in a VLIW processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 5. Document ID: US 6615339 B1

L16: Entry 5 of 22

File: USPT

Sep 2, 2003

US-PAT-NO: 6615339

DOCUMENT-IDENTIFIER: US 6615339 B1

TITLE: VLIW processor accepting branching to any instruction in an instruction word set to be executed consecutively

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KVMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 6. Document ID: US 6581152 B2

L16: Entry 6 of 22

File: USPT

Jun 17, 2003

US-PAT-NO: 6581152

DOCUMENT-IDENTIFIER: US 6581152 B2

TITLE: Methods and apparatus for instruction addressing in indirect VLIW processors

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KVMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 7. Document ID: US 6467036 B1

L16: Entry 7 of 22

File: USPT

Oct 15, 2002

US-PAT-NO: 6467036

DOCUMENT-IDENTIFIER: US 6467036 B1

TITLE: Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KVMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 8. Document ID: US 6446190 B1

L16: Entry 8 of 22

File: USPT

Sep 3, 2002

US-PAT-NO: 6446190

DOCUMENT-IDENTIFIER: US 6446190 B1

TITLE: Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KVMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 9. Document ID: US 6363475 B1

L16: Entry 9 of 22

File: USPT

Mar 26, 2002

US-PAT-NO: 6363475

DOCUMENT-IDENTIFIER: US 6363475 B1

TITLE: Apparatus and method for program level parallelism in a VLIW processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 10. Document ID: US 6356994 B1

L16: Entry 10 of 22

File: USPT

Mar 12, 2002

US-PAT-NO: 6356994

DOCUMENT-IDENTIFIER: US 6356994 B1

TITLE: Methods and apparatus for instruction addressing in indirect VLIW processors

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 11. Document ID: US 6173389 B1

L16: Entry 11 of 22

File: USPT

Jan 9, 2001

US-PAT-NO: 6173389

DOCUMENT-IDENTIFIER: US 6173389 B1

TITLE: Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 12. Document ID: US 6170051 B1

L16: Entry 12 of 22

File: USPT

Jan 2, 2001

US-PAT-NO: 6170051

DOCUMENT-IDENTIFIER: US 6170051 B1

**** See image for Certificate of Correction ****

TITLE: Apparatus and method for program level parallelism in a VLIW processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 13. Document ID: US 6065106 A

L16: Entry 13 of 22

File: USPT

May 16, 2000

US-PAT-NO: 6065106

DOCUMENT-IDENTIFIER: US 6065106 A

TITLE: VLIW architecture and method for expanding a parcel

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☒ 18. Document ID: US 5881260 A

L16: Entry 18 of 22

File: USPT

Mar 9, 1999

US-PAT-NO: 5881260

DOCUMENT-IDENTIFIER: US 5881260 A

TITLE: Method and apparatus for sequencing and decoding variable length instructions with an instruction boundary marker within each instruction

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 19. Document ID: US 5644780 A

L16: Entry 19 of 22

File: USPT

Jul 1, 1997

US-PAT-NO: 5644780

DOCUMENT-IDENTIFIER: US 5644780 A

**** See image for Certificate of Correction ****

TITLE: Multiple port high speed register file with interleaved write ports for use with very long instruction word (vlin) and n-way superscaler processors

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 20. Document ID: US 5560039 A

L16: Entry 20 of 22

File: USPT

Sep 24, 1996

US-PAT-NO: 5560039

DOCUMENT-IDENTIFIER: US 5560039 A

**** See image for Certificate of Correction ****

TITLE: Apparatus and method for a four address arithmetic unit

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

[Clear](#)[Generate Collection](#)[Print](#)[Fwd Refs](#)[Bkwd Refs](#)[Generate OACS](#)

Term	Documents

(15 AND 7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22
(L15 AND L7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22

Display Format:

[Previous Page](#) [Next Page](#) [Go to Doc#](#)